#27 "case" statement in verilog | if-else vs CASE || when to use if-else and case in verilog

Published 2020-11-08

Download video MP4 360p

Recommendations

12:20

#28 casex vs casez in verilog | Explained with verilog code
44:19

#38 Wire vs Reg | when to use wire and reg, confused ? must watch | All the rules for WIRE and REG
08:16

#32 " repeat " in verilog || realtime example || Synthesizable " repeat " statement
07:43

Case Statements in Verilog
08:25

#26 if-else in verilog |conditional statement in verilog |Hardware implementation of if-else verilog
11:56

#29 "for" loop in verilog || Hardware meaning of "for loop" || synthesizable "for" loop in verilog
25:49

#20 Inter and intra assignment delay | gate delay,wire delay,inertia and transport delay in verilog
12:01

#31 " forever " in verilog || How to generate signal with different duty cycles using "forever"
20:37

27 - Blocking and Nonblocking Assignment
10:24

If-else and Case statement in verilog
08:56

#33 "generate" in verilog | generate block | generate loop | generate case | explanation with code
12:13

#25 Difference between ALWAYS and INITIAL Block in verilog || VLSI interview question
10:10

Vectors, Arrays, Memories, Parameters, Strings in Verilog | #8 |verilog in English | VLSI Point
36:48

#39 Finite state machine(FSM) | Mealy state machine |sequential logic design |writing FSM in verilog
33:45

Why It Was Almost Impossible to Make the Blue LED
21:47

#17 Delays in verilog | Rise time, fall time,turn off delay explained in details with Testbench
18:34

#5 {Error:check description} Vector and Array ||explanation with verilog code and simulation results
24:57

#11 always block in Verilog || procedural block in Verilog explained in details with code

Similar videos