Default values of reg and wire data types in SystemVerilog language Published -- Download video MP4 360p