Dual-Side Sparse Systolic Array Architecture for Accelerating Convolutional Neural Network Training

Published --