Electronics: Accessing RAM instance from multiple modules in Verilog

Published --