Equality operators in Verilog HDL code

Published --