Gate-Level Modeling - Verilog Fundamentals

Published --