How to write a Verilog code for Full adder circuit in Verilog and simulate?

Published --