Lab 3 - FPGA implementation of counter modules

Published --