Lecture 16 18ec56 Verilog HDL Module2 Port declaration and connection rules Published -- Download video MP4 360p