Module Port Connection Rules in Verilog HDL-2

Published --