Multiplication table using for() loop in Verilog HDL

Published --