RAM Verilog code and Test Bench code

Published --