Understanding Verilog Variable Data Types

Published --