Verilog always block syntax, combinational circuits

Published --