Verilog code synthesis error (2 Solutions!!)

Published --