Verilog generate if and generate case blocks #verilog

Published --