Verilog HDL, Gate level modeling class 1

Published --