Verilog if else if construct

Published --