Verilog Implementation of 2 4 Decoder Using Gate level Modeling

Published --